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ABSTRACT
In single-phase power converters, twice-line frequency power decoupling cir-
cuits are used to buffer the instantaneous energy difference between the AC
and DC sides of the converter. Active buffer implementations are used to
reduce the volume and potentially improve the reliability of the converter
by redistributing passive energy storage requirements with combinations of
switches, capacitors, and inductors.
This thesis applies resonant impedance behavior to the operation of a spe-
cific DC-side twice-line frequency buffer called a series-stacked buffer (SSB).
Utilizing this equivalent impedance model, an appropriate voltage-control
scheme is derived and experimentally validated. There is also additional con-
sideration of energy performance metrics in the context of DC-side buffers.
Furthermore, the SSB equivalent impedance model is extended, applied, and
generalized to the full single-phase converter system. This analysis includes
an integrated system control method which imposes phase-locking and con-
sistent transient stability. Experimental verification of full system intercon-
nectivity is validated with a 1.5 kW power factor correction (PFC) boost
flying capacitor multilevel (FCML) converter.
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CHAPTER 1
INTRODUCTION
1.1 Introduction
Grid-tied single-phase electronic power converters are circuits which interface
the ac electric grid to some system which supplies or requires dc electric
power. Chargers for consumer electronics such as cell phones and laptops,
photovoltaic (i.e., solar-powered) systems which supply renewable energy to
the grid, electric vehicle chargers for on-board dc batteries, consumer lighting
implemented with LED (light-emitting diode) technology, and power delivery
to server buses in data centers are all applications which require ac-dc (or dc-
ac) electric power conversion, and many of these technologies have significant
expected future growth as they make up a developing portion of the power
and energy industries.
There are pertinent performance metrics in every power electronics appli-
cation which influence the design and implementation of the power converter.
Among the most critical of these are efficiency and power density. Efficiency
defines the percentage of electrical input power which converts to electrical
output power. Less efficient converters require more power to be thermally
dissipated from heat-sensitive components in order to prevent device/system
failure. Volumetric power density is a measure of converter size with respect
to the power it can process. There is generally a design trade-off between
efficiency and power density [1, 2]; consequently, an innovative design seeks
to simultaneously improve both.
In particular for single-phase converters, the dc side has constant power
flow, while the ac side has a ripple component at twice the line frequency (de-
noted as ω2L). To satisfy this power difference, an auxiliary sub-circuit must
supply the twice-line frequency power component—often referred to as power
pulsation buffering, energy buffering, or twice-line frequency buffering—and
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is an inherent consideration in all single-phase systems. Energy buffering
is nearly synonymous with the traditional ideas of signal filtering and as
such is implemented with some combination of reactive (i.e., capacitive and
inductive) energy storage circuit components.
The goal of this work is to improve the power density of the power pulsation
buffer design by utilizing topological combinations of inductors, capacitors,
and switches as well as proper control without degrading the efficiency when
compared with traditional buffering solutions. Chapter 2 considers the fun-
damental motivations of the work regarding twice-line frequency buffering.
In Chapter 3, electrical concepts of resonance are defined and applied to
the design and control of a buffer to achieve these performance milestones.
In Chapter 4, a particular resonant topology called the SSB (series-stacked
buffer) is examined, an associated control technique is developed, and an
experimental hardware prototype is validated. In Chapter 5, preliminary
considerations are made for incorporating the SSB in a full single-phase sys-
tem by addressing interaction and stability between the SSB and a PFC
front-end. Chapter 6 explores defining metrics of efficiency and loss in the
context of a DC-side twice-line frequency buffer. Finally, Chapter 7 concludes
the work.
2
CHAPTER 2
BACKGROUND INFORMATION ON
TWICE-LINE FREQUENCY ENERGY
BUFFERS
Single-phase power electronics either convert a single AC voltage and current
waveform to a DC voltage and current waveform, i.e., AC-DC or rectifier, or
vice versa, i.e., DC-AC or inverter. Practical converters which process large
amounts of power must be highly efficient, motivating the use of switch-mode
type topologies to shape the instantaneous waveforms to the desired shape.
Unique to single-phase converters, as opposed to three-phase converters, is
a fundamental difference in the instantaneous power between the input and
output powers. An additional energy buffer is then necessary to regulate this
power difference.
2.1 Energy Storage in Single-Phase Converters
Twice-line frequency energy ripple is an intrinsic phenomenon in any single-
phase power converter due to the instantaneous power difference between
its AC and DC sides [3]. In order to maintain conservation of energy—
and by extension, power—the difference in instantaneous power between the
AC and DC side must be compensated by an auxiliary “power decoupling”
circuit commonly referred to as an energy buffer as shown by the generalized
converter schematic illustrated in Fig. 2.1. The DC and AC instantaneous
power waveforms can be derived as
Pdc = vdcidc = Po (2.1)
and
Pac = vaciac = (vo cos(ωLt))(io cos(ωLt))
= Po + Po cos(2ωLt) (2.2)
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Figure 2.1: Generalized DC-AC converter schematic with instantaneous
power decoupling sub-system.
respectively, and the power flowing into this buffer can be derived as
Pbuffer = Pdc − Pac = −Po cos(2ωLt), (2.3)
where ωL = 2pifL denotes the line frequency of the AC side in radians per
second, typically fL = 60 Hz or 50 Hz, and Po denotes the average power
throughput of the converter. Notice the result in (2.3) contains a 2 · ωL
sinusoidal component with magnitude as large as Po. Figure 2.2 better illus-
trates the marked disparity in power this decoupling circuit must buffer. For
a DC-AC converter, or inverter, when Pac < Pdc for half of the 2ωL cycle, the
buffer is storing energy. When Pac > Pdc, the buffer is releasing the energy
it stored in the previous half cycle. It is worth noting that for an AC-DC
converter these conditions are reversed for releasing and storing energy.
Resistors are commonly used in non-power-intensive electrical circuits to
provide natural damping of oscillations. In power electronics, however, in-
tentional use of resistors in the primary power path proves far too lossy and
dissipates too much heat to be practical. This implies a general design rule
which minimizes all resistive elements in a power converter by using only
combinations (or topologies) of capacitive, inductive, and switching circuit
elements. The power decoupling buffer is no different in this requirement.
The combination of oscillatory/periodic behavior and ideally equivalent en-
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Figure 2.2: Instantaneous DC and AC power waveforms for DC-AC
converter.
ergy released to energy stored over each ω2L cycle means the buffer can be
implemented “passively” as a combination of reactive circuit elements (i.e.,
inductors and capacitors), or “actively” with the addition of switching circuit
elements (e.g., MOSFETs, IGBTs, GaN FETs, SiC FETs).
The design challenge then becomes clear as different combinations of ca-
pacitors, inductors, and switches—or topologies—as well as associated con-
trol strategies must be evaluated and explored thoroughly. The bases for
comparison between designs are figures of merit such as efficiency, power
density, DC bus ripple, cost, and reliability which quantify system perfor-
mance. These performance metrics are then best utilized when defined as
functions of system parameters and operating conditions such as vdc or Po.
2.2 Classification and Characterization
The twice-line frequency buffer shown in Fig. 2.1 is generalized, and as long
as it functions to buffer the ω2L power ripple of the single-phase converter,
it can be implemented in any number of ways.
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2.2.1 Passive and Active Buffers
The most obvious, and perhaps trivial, buffer characterization is between ac-
tive and passive buffer topologies. Passive buffers utilize only combinations
of capacitors and inductors/transformers to function. They tend to oper-
ate robustly and often implicitly reject system-level transient disturbances.
Passive buffers also have relatively low component count which translates to
minimal design effort and low cost solutions. There is also no high-frequency
distortion characteristic of switch-mode converters which also simplifies de-
sign. Overall, passive buffers operate very robustly and offer a competitive
solution for the large majority of single-phase applications—especially those
tied to the grid. However, since component volume and frequency for passive
components have an inverse relationship, purely passive buffer implementa-
tions tend to be large volumetrically as they must function for relatively
low frequencies of ω2L = 2pif2L. For typical single-phase applications the
operating value of f2L can range between 100 and 800 Hz.
Active buffer topologies, on the other hand, utilize both passive inductive
and capacitive components and active switching components. Active buffer
topologies effectively operate as switched-mode power converters and thus
require an active control implementation. The greatest motivation for active
buffers is most often volume reduction although greater reliability is another
common consideration.
2.2.2 DC-Side Active Buffer Topologies
There are a number of specific types of twice-line frequency buffer topologies,
but the most predominant is the DC-side buffer topology. In a DC-side
buffer, the power decoupling circuit generalized in Fig. 2.1 is cascaded on
the DC-side as shown in Fig. 2.3. In this configuration the DC-AC converter
performs no twice-line frequency buffering, thus the instantaneous power at
the AC-side as shown in (2.2) and at the intermediate bus must be equivalent:
Pac = vaciac = Po + Po cos(2ωLt) = vmim, (2.4)
where vm is the intermediate bus voltage and im is the intermediate bus cur-
rent. Assuming the single-phase system to be relatively immovable, the in-
6
idc iac
dc
ac
vacvdc powerdecoupling
im
vm
Figure 2.3: Generalized DC-AC converter schematic with DC-side power
decoupling sub-system.
stantaneous power—but not necessarily the instantaneous voltage and current—
at the AC and DC sides defined by (2.2) and (2.1) is fixed. In this scenario,
only one state variable must be regulated on each side of the DC-side power
decoupling circuit.
There are then three necessary conditions for successful operation of a
DC-side buffer:
A1. Either the DC side voltage or current must be regulated to be constant
(DC). Regulating one implies implicit regulation of the other from (2.1).
A2. Either the intermediate voltage or current must be regulated in some
controllable way which does not render the buffer or single-phase circuit
inoperable (i.e., an over-voltage or over-current condition). Regulating
one implies implicit regulation the other from (2.4).
A3. The power decoupling circuit must contain passive energy storage el-
ements (i.e., capacitors or inductors) sufficiently sized to regulate the
instantaneous power ripple in (2.3) without rendering the buffer or
single-phase circuit inoperable.
For the DC-side system described in Fig. 2.3, conditions A1, A2, and A3 are
necessary for correct buffering operation.
The simplest DC-side buffer topologies regulate either the intermediate
voltage, vm, or current, im, to be equivalent to the DC bus — i.e., im = idc or
vm = vdc. This design choice reduces the necessary buffer voltage and current
states which must be regulated from two states (either idc or vdc, and either im
or vm) to one state. The regulation of one state variable makes for a desirable
linear control problem. For example, when a DC-side buffer topology dictates
vm = vdc, it is a shunt topology, and when it dictates im = idc, it is a series
7
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Figure 2.4: Half-bridge or full-ripple port twice-line frequency buffer
topology.
topology. The DC-side topology in Fig. 2.4 is an example of a shunt topology
where vm = vdc and thus the intermediate current is defined as
im =
Po + Po cos(2ωLt)
vdc
≈ idc + idc cos(2ωLt) (2.5)
by using (2.4) and vm = vdc. The buffer must effectively regulate the current
difference between idc and im while keeping the DC bus voltage approximately
constant (small-ripple approximation).
The most common passive DC-side buffer is a “DC-link” capacitor placed
directly in parallel across the DC bus. In addition, many active types of
these “series” or “shunt” DC-side buffer topologies have been explored in
literature including the full-bridge buck cell [3, 4], half-bridge buck cell [5],
half-bridge boost cell [6, 7], half-bridge split-capacitor cell [8, 9], stacked
switched-capacitor cell [10, 11], and series-connected cell [12, 13] amongst
others.
2.2.3 Implementation Types
There are, generally speaking, two categories of buffer implementation: de-
pendent (or integrated) and independent. Integrated buffers are integrally
dependent on the single-phase converter operation. Both systems must be
designed and built tangentially as there is interdependence between com-
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ponents. There might for instance be a shared switch or capacitor which
provides necessary functionality for both systems. Alternatively, indepen-
dent buffers should ideally operate independent of the control or topology of
the single-phase converter.
It is important to distinguish between topology and operation/implementation.
A particular topology, such as the DC-side half-bridge buck cell [5] shown in
Fig. 2.4, can have a control implementation which is independent or depen-
dent. In some ways, it is impossible for the active buffer and single-phase
converter to remain fully independent as the power pulsation waveform of
(2.3) depends on proper DC-AC (or AC-DC) conversion. If the single-phase
converter is behaving improperly, then the buffer will in all likelihood fail to
completely buffer the ω2L energy, especially if the buffer is active. However,
here independent implementation is delineated as buffer operation which does
not depend directly on the topology or control of the single-phase power con-
version stage.
In this work, Chapter 4 proposes an independent control technique for
the SSB but Chapter 5 considers integrating this same SSB control with the
control architecture of a single-phase PFC converter to make it dependent.
Although the topology remains the same in this case, both buffer implemen-
tations (independent and dependent) are shown to operate sufficiently; the
use of one implementation over the other depends on the single-phase system
implementation.
2.2.4 Further Classification (Resonant Buffers)
There continues, even today, to be great diversity of nomenclature in the dis-
cussion of twice-line frequency energy buffers. This is perhaps an indication
of the sheer variety of ω2L buffer implementations which can and do exist.
Perhaps until an accepted amalgamation of ideas and research appears in a
journal review or educational textbook, there will continue to be relatively
little coherence within literature. The work in [14] provides an extensive re-
view of existing active buffer topologies and further classifies topology types
into categories; this analysis still contains shortcomings and falls markedly
short of the aforementioned universally accepted consolidation of designs. It
seems evident that worthwhile innovation in fundamental power electronics
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design continues to impact the particular specialty or application of twice-line
frequency energy buffers.
With relevant justification, this work seeks to introduce and identify, or
rather reclassify, resonant-type buffer implementations. Resonant behavior
has never before been explicitly attributed to the design of twice-line fre-
quency buffers; the intent is to encourage innovation of active buffer topolo-
gies and control schemes which are easily derived from desirable behavior of
simple passive resonant structures and which share many of the same inher-
ent operating benefits. Although such a classification may appear to only
convolute the existing research landscape, the proposals here help to better
characterize buffer behavior in some instances and lead to one particularly
competitive buffer design called the series-stacked buffer (SSB).
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CHAPTER 3
RESONANT-TYPE ACTIVE BUFFERS
This chapter introduces the application of resonant-type behavior to a twice-
line frequency buffer topology.
3.1 Application of Time and Frequency Domain
Resonant structures are often used in the design of many electrical circuit
applications. Whether filtering signals or shaping the system impedance,
resonance behavior is both immensely desirable and uniquely achieved as it
controls the distribution of electric charge and, by commutation, instanta-
neous voltage and current waveforms.
There are two domains utilized to represent waveforms within the discipline
of electrical engineering: time and frequency. As the names suggests, the
time domain frames a signal as a function of time and the frequency domain
as a function of frequency. For a particular problem, either domain can be
used to frame, methodize, and understand underlying physical phenomena,
and although both are fundamentally equivalent, one might be better suited
to designing and implementing a particular solution. Engineering problems
which implement resonance can be considered from both domain perspectives
as the natural world progresses through time and resonance is a concept of
frequency.
To demonstrate versatility, consider the concept of filtering and attenua-
tion in both time and frequency domains for linear time-invariant systems.
In the frequency domain, the filtering function can be expressed as input-
to-output transfer functions where output signals are simply products of the
input signals and the transfer function. If the signal input and transfer func-
tion can be quantified as functions of frequency, then determination of the
output is straightforward. This is the basis of analog filter design and linear
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time-invariant control theory. The time-domain alternative of a product in
the frequency domain is a convolution integral, which might be more diffi-
cult to compute and visually interpret for specific signals. However, the time
domain does give insight into how a filter will shape the instantaneous value
of the input. Comparative waveforms such as the step and impulse response
and associated metrics of settling time, overshoot, group delay, and phase
delay are some of the concepts pertinent to time-domain characterization of
a system. Even considering the inherent trade-offs, both domains can be con-
sidered mathematical models of real-world phenomenon which distinctively
convey the information necessary for engineering design [15].
There is however a difference between steady-state and transient behaviors
of a system which precludes the applicability of either time or frequency-
domain analysis. In steady-state, signals exhibit periodicity and thus can
be composed as a sum of independent sinusoidal signals—the basis of the
Fourier series, Fourier transform, and frequency-domain analysis in general.
Transient signals are temporary, non-periodic, and can be described as the
instantaneous change in a signal as it transitions from one steady-state op-
erating condition to another in the time domain. It is then perfectly natural
and reasonable to utilize the frequency-domain to frame the steady-state
analysis and the time-domain to frame the transient analysis of electrical
system characterization. The analyses in this work are generally approached
in this manner, although there are occasions where a time-domain reference
frame better conveys the steady-state behavior (and vice versa) as the two
domains are mutual and mathematically equivalent.
In the context of DC-side twice-line frequency energy buffers in single-
phase power converters, time-domain analysis will be used to holistically
determine the ideal behavior of buffer voltages and currents and an appro-
priate electrical topology, then frequency analysis will be used to characterize
buffer impedance. For the extension of active buffers, equivalent converter
topologies as well as appropriate control strategies will be derived on the
basis of frequency analysis. Finally, the implementation and verification of
the buffer operation will be based on the behavior in time. It should be
clear from this proposed methodology that the discussion of both time and
frequency are heavily integrated and critical to the design process.
12
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Figure 3.1: A passive series-resonant LC DC-side buffer in a single-phase
DC-AC converter.
3.2 Series-Resonant Buffer Topology
Due to its simplicity, the most widespread buffer implementation is a large
electrolytic capacitor bank across the DC bus. However, meeting voltage and
current ripple specifications often comes at the cost of low power density and
limited lifetime due to the large number of electrolytic capacitors necessary
[16]. To reduce the required capacitance, series-resonant LC buffers [17], as
shown in Fig. 3.1, can be used to achieve perfect voltage ripple cancellation
by utilizing resonance at ω2L. For a design where the series capacitance, C1,
and the series inductance, Lab, are chosen to resonate at ω2L according to
ω2L =
1√
C1Lab
, (3.1)
the resonant buffer system exhibits the behavior demonstrated by the ideal
voltage and current waveforms in Fig. 3.2 and Fig. 3.3, respectively.
However, as the energy density of inductors can be one or two orders
of magnitude lower than that of capacitors [18], the added inductor often
contributes to a similar or even larger overall volume than the electrolytic
capacitor bank solution [19]. There is a clear motivation to further improve
the power density of a DC-link capacitor bank, while maintaining similar or
better ripple-related performance to the series-resonant LC buffer. This can
13
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Figure 3.3: Ideal current waveforms of a series-resonant LC buffer.
be accomplished by replacing the inductor in the series-resonant LC buffer
with an actively controlled equivalent circuit which has much smaller volume
yet exhibits the same inductive terminal characteristics as a physical inductor
at ω2L.
An active series-resonant architecture, the series-stacked buffer (SSB), was
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demonstrated in [20, 21, 22]. As a continuation, this work presents a general-
ized impedance model that enables straightforward intuitive analysis and de-
sign of this architecture. Unlike the current-controlled method in [20, 21, 22],
a voltage-controlled method of the SSB is developed using this generalized
approach to illustrate its versatility. The validity of this model has been
experimentally demonstrated with a hardware prototype.
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CHAPTER 4
IMPEDANCE MODELING AND CONTROL
DERIVATION
In this chapter, the passive series-resonant LC buffer is first analyzed and a
corresponding impedance model is developed with and without power loss.
The active SSB architecture is directly correlated to the passive impedance
model and a proper voltage-control regulation method is proposed.
4.1 Passive Series-Resonant LC Buffer
Figure 4.1 shows the equivalent impedance model of the series-resonant LC
buffer illustrated in Fig. 3.1, where ZC1 and Zab are the impedance of the
capacitor and inductor, respectively. The DC source is represented as a
Thevenin equivalent model with voltage, Vs, and source resistance, Rs. As-
suming that vbus is constant in steady-state, the inverter can be modeled as
a sinusoidal current source with DC offset, i.e.,
iinv = iinv,DC + iinv,AC = Is − Issin(ω2Lt), (4.1)
as discussed in [22]. Note that iinv consists of a DC component (iinv,DC)
and an AC component (iinv,AC) with frequency ω2L. Superposition of the
ideal sources can be applied in this circuit model such that the required total
buffer impedance, Zbuf , can be considered at DC and at ω2L independently.
In most cases, the passive series-resonant LC buffer is designed to res-
onate at ω2L. As a result, (1) the total equivalent buffer impedance, Zbuf =
ZC1+Zab, is an open circuit (Zbuf =∞) at DC due to the series connection of
the capacitor, and is a short circuit (Zbuf = 0) at its resonant frequency, ω2L;
(2) all of the twice-line frequency ripple current thus flows strictly through
the resonant buffer branch and not through the DC source (i.e., iab = iinv,AC
and is = iinv,DC); (3) the bus voltage, vbus = Vbus is a constant DC value
with no ripple; (4) the buffer branch components have equal reactance (i.e.,
16
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Figure 4.1: The equivalent circuit model of a series-resonant LC DC-side
buffer.
XC1 = Xab). These relationships defined in terms of impedance, current,
voltage and reactance are equivalent, and satisfying any one of them implies
conditions are met for the buffer branch to resonate at ω2L. The AC compo-
nents of currents and voltages at ω2L can be expressed in phasor notation by
denoting each symbol with an overtilde (e.g., I˜inv = iinv,AC = −Issin(ω2Lt)).
The aforementioned relationships between buffer component voltages and
currents during resonance can be shown analytically in (4.2) - (4.4) and ex-
pressed graphically in Fig. 4.2a as a phasor portrait.
I˜s = I˜inv + I˜ab = 0 (4.2)
V˜bus = V˜ab + V˜C1 = 0 (4.3)
−j 1
Xab
V˜ab = I˜ab = I˜C1 = j
1
XC1
V˜C1 (4.4)
4.2 Series-Stacked Buffer (Active Series-Resonant LC
Buffer)
Although the overall buffer impedance, Zbuf , could be implemented entirely
with a single active converter such as in [3, 8, 23, 24, 25, 26, 27, 28, 29], these
converters typically exhibit relatively low power density and efficiency due
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Figure 4.2: Phasor portrait for buffer impedance model at resonance.
to high voltage and current stresses at the full system power rating. A more
detailed analysis can be found in [22].
An alternative is to replace certain passive resonant components with an
active converter. This arrangement maintains some natural impedance rela-
tionships due to the passive component while still emulating overall resonance
behavior through regulation of the active component. As an example, the
power density of the passive series-resonant LC buffer is often limited by the
inductor, and it is natural to explore the concept of replacing the inductor
with a smaller, equally efficient, and actively controlled converter as shown
in Fig. 4.3. As long as the terminal characteristics of ab are identical to
the passive inductor implementation at ω2L, the same overall power decou-
pling performance of the system can be achieved. This is the fundamental
motivation of the SSB architecture proposed in [20, 21, 22].
The buffer converter between terminals a and b in Fig. 4.3 can be imple-
mented with a full-bridge DC-AC topology as shown in Fig. 4.4. Either the
output current or voltage of this converter can be regulated to produce a
twice-line frequency component to satisfy (4.2) and (4.3). For example, the
terminal voltage of ab can be controlled such that vab = −vC1,ac in accordance
with (4.3); this implementation method is denoted as voltage control. Equiv-
alently, the terminal current of ab can be controlled such that iab = −iinv,ac
in accordance with (4.2); this implementation method is denoted as current
control. In the ideal case with no power loss in the buffer, the circuit behaves
18
C1 vC1
is
+
_
iab 
Rs
Vs
dc
acC2
vC2
+
_ vab
+
_
iinv
a
b
Series-Stacked Buffer 
Architecture
Inverter
vbus
+
_
DC
Source
dc
ac
Figure 4.3: SSB architecture where the DC-AC buffer converter functions
as the active inductor, Lab, in the series-resonant LC buffer architecture.
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Figure 4.4: Full-bridge buck implementation of DC-AC buffer converter. Lf
and Cf are relatively small switching frequency filter components.
exactly like a series-resonant LC buffer at ω2L, with either current or voltage
control. Note that the apparent power processed by the buffer converter,
S˜ab, is purely reactive, i.e., S˜ab = V˜abI˜
∗
ab = jQab, since the buffer converter is
emulating the behavior of an ideal inductor. As a result, the active source
shown on the DC side (i.e., higher voltage side) of the DC-AC buffer con-
verter in Fig. 4.3 and 4.4 is not necessary and an energy storage capacitor
C2 suffices to support the DC-side voltage, vC2, and in turn the necessary
terminal voltage, vab. Experimental verification of both voltage and current
control schemes for the SSB architecture have been shown in [30] and [22],
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respectively.
4.3 Modeling of Power Loss Compensation
The described twice-line frequency buffer should process only reactive power
if it is emulating a purely resonant impedance (i.e., without loss), and for this
case, no real (non-reactive) power will flow into terminals a and b. However,
any practical implementation of the buffer converter does incur power loss
and must be considered. All real power absorbed by the buffer contributes
to loss, which will drain the energy stored in C2, diminish vC2, and disrupt
the active decoupling operation proposed. To maintain vC2, power loss must
be fully compensated by allowing real power to flow into terminals a and b.
This goal can be achieved through an extension in the lossless model of the
DC-AC buffer converter in Fig. 4.3.
To derive a suitable loss compensation method, start by considering a prac-
tical passive series-resonant LC buffer where the ideal model of Lab in Fig. 3.1
includes a small series resistor Rab representing the parasitic resistance of a
physical inductor as shown in Fig. 4.5. The total impedance of the buffer
branch then becomes
Zbuf = ZC1 + Zab = −jXC1 + jXab +Rab. (4.5)
The resonance characteristics of Zbuf at ω2L (i.e., Xab = XC1 and Rab  Xab)
are still desired to absorb the ripple current and minimize the DC bus voltage
ripple. These conditions ensure the resonant circuit is “high-Q”, and the
fundamental assumption, vbus ≈ Vbus, keeps the proposed impedance model
of Fig. 4.3 and the sinusoidal relationship of iinv defined by (4.1) accurate.
If Rab = 0, the buffer appears as an open circuit at DC and short circuit
at ω2L, so no real power can flow into it. The case of Rab > 0 induces
some real power flow into the buffer as the buffer branch is no longer a short
circuit at ω2L, and the power flow changes according to Rab. This observation
suggests that instead of emulating a pure inductor across terminals a and b,
the buffer converter should emulate a series RL circuit to allow power flow
into this terminal. The emulated resistance can be adjusted through proper
control to balance the real power drawn due to practical power loss of the
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Figure 4.5: A lossy series-resonant LC DC-side buffer in a single-phase
DC-AC converter.
buffer converter. In other words, to compensate for the real power loss in
the buffer branch, either V˜ab or I˜ab should be regulated so that the complex
power, i.e.,
S˜ab = V˜abI˜
∗
ab = Pab + jQab, (4.6)
has both a real and reactive part.
The comprehensive current and voltage relationships for this lossy model
are derived from Kirchhoff’s voltage and current laws
I˜s = I˜inv + I˜ab =
Rab
Rs +Rab
I˜inv (4.7)
V˜bus = V˜ab + V˜C1. (4.8)
With the intent of a voltage-control derivation, the terminal phasor voltage,
V˜ab, is decomposed into the sum of two orthogonal vectors, V˜ab,i and V˜ab,j,
V˜ab = V˜ab,i + V˜ab,j = |V˜ab|ej(pi2−θab), (4.9)
where
V˜ab,j = −V˜C1 (4.10)
V˜ab,i = RabI˜ab = β
d
dt
V˜C1 = β(jω2L)V˜C1 (4.11)
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and the proportional term β is defined as β = RabC1. The relationships in
both (4.10) and (4.11) can be derived directly from the full buffer impedance
expression in (4.5). By substituting (4.9) - (4.11) into (4.8), the bus voltage
phasor with loss compensation can be simplified to
V˜bus = V˜ab,i = RabI˜ab. (4.12)
Similarly to Fig. 4.2a for the case without power loss, the expressions in
(4.7) - (4.11) are expressed graphically in Fig. 4.2b as a phasor portrait. In
summary, an additional component of V˜ab in phase with I˜ab, denoted as V˜ab,i,
incorporated in the active buffer control scheme will provide the necessary
real power component in the buffer for loss compensation.
To better understand the implications of emulated Rab in the preceding
series-resonant LC buffer voltage/current relationships, the fundamental lim-
itations of the system are discussed. The source resistance, Rs, is essential
to defining the maximum emulated Rab. Using the maximum power trans-
fer theorem, it is clear that maximum power transfer to Zbuf occurs when
Rab = Rs. Applications with a greater Rs allow a larger viable control-
lable range of Rab when compensating loss. Assume the total buffer power
loss is represented by Ploss for a specific system load. If Ploss is greater
than the maximum power which can be transferred to the buffer, denoted by
Pab,max = I
2
ab,rmsRab = I
2
ab,rmsRs, then the buffer cannot be fully compensated
at those operating conditions and buffer performance may suffer. Larger val-
ues of Rab also draw more real power away from the primary source-to-load
power flow path in a full system and increase the voltage and current ripple
on the DC bus. These symptoms deteriorate the system efficiency of the
overall inverter or rectifier. The optimal operating solution is minimal power
loss in the buffer branch so that the Rab necessary to compensate this loss is
minimized.
4.4 Control Design
An implementation of the voltage-controlled method with loss compensation
has been developed as illustrated in Fig. 4.6. A similar voltage-controlled
method was demonstrated in [30]. The discussion here provides a clear,
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Figure 4.6: Voltage-control architecture of SSB. Assuming the actual
voltage V˜ab follows the reference vab,ref closely, V˜ab,j is generated from the
primary control path and V˜ab,i is generated from the loss compensation
path.
formal derivation of the control using the developed equivalent impedance
model. In this control architecture, a reference voltage vab,ref for the active
buffer converter is generated according the analysis in Section 4.3, and then
executed by the buffer converter through open-loop or closed-loop converter
control to generate a voltage across terminals a and b. The terminal volt-
age phasor, V˜ab, is decomposed into the sum of V˜ab,i and V˜ab,j as shown in
(4.9). Assuming the actual voltage follows the reference closely, V˜ab,j is gen-
erated from the primary control path and V˜ab,i is generated from the loss
compensation path as shown in Fig. 4.6.
The primary control path performs the primary twice-line-frequency power
pulsation decoupling function and is responsible for most of the overall con-
trol effort in vab,ref . This control path extracts the ω2L voltage ripple on C1
and generates a negated signal as dictated by (4.10) to minimize the volt-
age ripple on vbus. To accurately extract its ω2L component, vc1 must be
measured and filtered. This implementation uses a band-pass filter (BPF)
with transfer function GBPF (s) = 1 − Gnotch(s) where Gnotch(s) is a high-Q
second-order notch filter.
The loss compensation control path is responsible for adjusting the phase
of vab,ref to compensate for practical losses in the active buffer. From the
phasor relationship of (4.11), V˜ab,i is recognized to be in phase with the in-
stantaneous derivative of V˜C1. There are two elements to this control path: a
feed-forward derivative of vC1,ac and a proportional coefficient, β. The deriva-
23
tive term is implemented with a band-limited differentiator applied to vC1,ac.
The proportional term, β, is implemented with a feedback control loop and
its magnitude regulates the capacitor voltage, vC2. An error term, e, is gener-
ated by calculating the instantaneous difference between a desired reference
voltage, vC2,ref , and the low-frequency filtered measurement, vC2,DC . This
error term is then passed through a proportional-integral controller to prop-
erly regulate vC2,DC to vC2,ref . Although it does not measure the converter
power loss directly, this method of actively determining β (i.e., the power
loss compensation coefficient) using closed-loop feedback of vC2 is viable be-
cause without active loss compensation the natural decay of vC2 is a strong
indicator of power loss in the buffer converter.
The overall control effort, vab,ref , is formed by the combined sum of the
primary and loss compensation control paths. The computed signal vab,ref
can use open-loop or closed-loop regulation to generate a conversion ratio,
M , and an equivalent duty cycle, D, for PWM regulation. In open-loop
control, the conversion ratio is derived with one of two formulae: M =
vab,ref/vC2,ref or M = vab,ref/vC2. The former formula, although easier to
implement and linear, comes with distinct demerits. During transients vC2 6=
vC2,ref , so the output vab will tend to oversaturate (i.e., peak vab,ref > vC2)
and during steady-state, the inherent ripple on vC2 will propagate directly to
vab. Both effects noticeably distort vbus and increase voltage ripple. The latter
formula, although non-linear, is a better alternative as it circumvents both
aforementioned issues. Experimental verification of the hardware prototype
utilizes open-loop control with the latter, nonlinear, formula.
The reference voltage, vC2,ref , can be defined statically, as a discrete pre-
determined value, or dynamically, as a function of the system load. The dy-
namic method sets vC2,ref to a value always slightly larger than the measured
peak of vC1,AC . Using this method, switching losses in the buffer converter
can be minimized by minimizing the switch voltage stress (i.e., vC2) applied
to the converter. One implementation of the dynamic scheme can be found
in [22].
This discussion uses the series-resonant LC buffer to develop an equiva-
lent impedance model and establish basic circuit behavior and foundational
control derivation of an analogous active buffer. However, generalization of
this LC resonant impedance model for all non-ω2L frequencies is an incorrect
application of the prescribed method. The choice of band-pass filter in the
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primary control path critically impacts the impedance behavior of the buffer,
Zbuf , at non-ω2L frequencies—a versatility not available in a passive series-
resonant LC buffer. For example, multiple notches in the band-pass filter
generate resonant impedance buffer behavior at each notch frequency, a use-
ful method for harmonic suppression. Another example might instead use a
high-pass filter to increase the effective capacitance of the active buffer at fre-
quencies above ω2L for improving the overall transient response as described
in [30]. Although there are merits in using other filter types (e.g., high-pass
and other band-pass variations), a high-Q notch-type response at ω2L is re-
quired to ensure proper buffer behavior (Zbuf ≈ 0) for the primary signal
component. Other transient considerations include phase delay through the
notch filter (ideally none) and minimizing group delay to improve transient
response.
Note that even though it is more straightforward to consider the regulation
of the terminal voltage, V˜ab, as the vector sum of two orthogonal vectors, it
can also be characterized as a vector exponential with magnitude |V˜ab| and
angle θab as shown in (4.9). The benefit of this outlook is that the loss com-
pensation control could, without an explicit additional term V˜ab,i generated
by noise-prone differentiation, instead be implemented with a phase delay of
V˜ab,j for small values of θab. Comparison and experimental verification of this
alternative control method is not within the scope of this work but will be
explored in future work.
4.5 Experimental Validation
For experimental verification of the analysis and control design of the SSB,
the hardware prototype shown in Fig’s. 4.7 and 4.8 is built with the specifi-
cations shown in Table 4.1. The associated PCB schematic and layout can
be found in Appendix A. The control is implemented digitally using a Texas
Instruments C2000 DSP, capacitors C1 and C2 are of the metal film type, and
the full-bridge buffer converter is implemented with two Texas Instruments
LMG5200 integrated GaN half-bridges. A list of all the key components can
be found in Table 4.2.
Special consideration must be made when determining the capacitance of
C1 and C2 so that the overall buffer operates effectively and yet maintains
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Table 4.1: SSB design specifications.
Vs 437.5 Vdc
Po 1.5 kW
Rs 10 Ω
fsw 160 kHz
the prescribed benefits of minimized capacitor volume. Capacitor C1 is sized
utilizing the same method for a DC-link capacitive buffer solution; however,
since the voltage ripple magnitudes ∆VC1 and ∆Vbus are decoupled in the
SSB, ∆VC1 should be sized according to the maximum allowable voltage
rating across terminals a and b (i.e., the buffer converter).
For this implementation, the LMG5200 voltage rating is 80 V and the
corresponding C1 chosen to meet this specification is 80 µF. The fundamental
constraining equations of C2 are derived in [31]; however, it is clear from
inspection a larger C2 minimizes the ripple on vC2—a value assumed to be
approximately constant in steady-state. However, making C2 too large would
counteract the volumetric benefits of the active SSB buffer solution. Utilizing
the derivations in [31], C2 can be as small as about 70 µF for this SSB
design while still maintaining correct operation; however, C2 is chosen to be
a conservative 204 µF to adequately fulfill the constant voltage assumption
of vC2 and validate the basic impedance control strategy proposed.
For the full-bridge buck converter, the switching frequency is fs = 160 kHz
and the corresponding filter components at its output are Lf = 94 µH and
Cf = 2.2 µF, both of which are conservative values and might be further
optimized for smaller overall volume.
The experimental setup is illustrated in Fig. 4.9 where Vs is a DC voltage
supply, Rs is a 10 Ω power resistor rated well above full power, and the in-
verter load is implemented with a programmable electronic DC load drawing
an ω2L sinusoidal current with DC offset as defined by (4.1).
The operating waveforms of the SSB prototype with the aforementioned
voltage control are shown for Vbus = 400 V and Po = 1.5 kW (full power) in
Fig. 4.10. The measurements shown in the figure indicate that vab and vC1
exhibit large voltage ripple due to the AC power pulsation, while they are
179o (i.e. θab ≈ 1o) out of phase and almost equal in magnitude, resembling
behavior identical to a lossy passive series-resonant LC buffer. At full power,
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Figure 4.7: Full SSB hardware prototype consisting of a power stage PCB,
a control PCB, and energy storage capacitors.
the peak-to-peak voltage ripple on Vbus is found to be 7 V (i.e., ≈ 1.8%) as
a result of the loss compensation scheme. To achieve the same ripple specifi-
cation with a DC-link capacitor bank solution would require approximately
1.4 mF as shown by
CDC−link =
Po
ω2L∆vbus,p−pVbus
(4.13)
derived in [22]. A capacitor of this size rated for the 400 V bus voltage
would be noticeably larger than the proposed active SSB solution. Note
that vab is not exactly 180
o out of phase to vC1, suggesting that the power
loss compensation mechanism is working and the voltage on C2 is indeed
regulated as shown in Fig. 4.10.
The described system is also able to properly regulate with moderate load
step transients. For example, an increase in load induces a larger voltage
ripple on vC1 and consequently a larger vC2 must be regulated with the loss
compensation control path. This allows vab to quickly match −vC1,ac and
ensure proper steady-state operation at the new load operating point. As
shown in Fig. 4.11, a load step of 50% (750 W) to 100% (1500 W) exhibits a
27
Figure 4.8: Bottom side of the power stage PCB. The buffer converter
switches are implemented with two TI LMG5200 GaN half-bridge modules.
stable transient response and it takes vbus about 5 to 6 twice-line frequency
cycles to reach its steady-state value.
The buffer converter portion of the SSB processes a fraction of the full
rated system power (about an eighth as shown in [22]) and the expected
consequence is very high buffer efficiency. A single power meter, configured
as shown in Fig. 4.9, measures ibuf and vbus, and integrates the net buffer
power for a specified duration and accumulates the total energy. Efficiency for
a single load operating point can be calculated using the ratio of accumulated
output to input energy of the buffer. Using this technique, measured results
of the hardware prototype show high efficiency over the full load range as
shown in Fig. 4.12. As another point of comparison, the measured absolute
loss of the full SBB, is shown in Fig. 4.13.
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Table 4.2: Component listing of the demonstrated SSB hardware prototype.
Component Manufacturer & Part number Parameters
S1a, S1b &
S2a, S2b
Texas Instruments LMG5200 80 V, 15 mΩ, 10 A
C1 TDK B32776G4406K × 2 40 µF, 450 V
C2 TDK B32524Q1686K × 3 68 µF, 100 V
Cf TDK C3216X7S2A225K160AB × 1 2.2 µF, 100 V
Lf Vishay IHLP6767GZER470M11 × 2 47 µH, 8.6 A
Power & Signal Iso. Analog Devices ADUM5210
Logic Level-Shifter Texas Instruments SN74LV4T125PWR
Microcontroller Texas Instruments TMX320F28377D
Diff. Voltage Amp. Linear Technology LT1990
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Figure 4.9: Experimental measurement setup.
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Figure 4.10: Voltage waveforms demonstrating the operation of the buffer
converter with loss compensation at full rated power (1.5 kW).
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Figure 4.11: Voltage waveforms during a 50% to 100% load step transient.
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Figure 4.12: Measured SSB efficiency over the full system load range.
Figure 4.13: Measured SSB absolute loss over the full system load range.
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CHAPTER 5
INTEGRATION OF ACTIVE BUFFER
AND PFC SINGLE-PHASE RECTIFIER
This chapter seeks to verify the robustness of an SSB twice-line frequency en-
ergy buffer for a boost FCML PFC converter with relatively stringent design
considerations by validating system-level operation of a single-phase PFC
converter with simultaneous high power density and efficiency. Compared to
more conventional boost-type PFC designs which necessitate a larger boost
inductor, the FCML boost PFC has a naturally smaller inductor requirement
which poses unique challenges in achieving adequate control bandwidth, gain
margin, and phase margin in closed-loop regulation, especially for a universal
AC input [32]. By exhibiting the SSB’s and PFC’s capability to maintain sta-
bility for highly variable system requirements, SSB integration can be made
more generalizable to other single-phase conversion systems.
Single-phase power factor correction (PFC) rectifiers are often used in grid-
tied ac-dc applications to improve the power conversion quality and efficiency.
Conventional front-end PFC designs operate a boost converter to rectify and
step-up the AC input voltage to a DC output [33, 34, 35]. A fundamental
limitation to achieving high power density in these systems is the twice-line
frequency energy ripple. A large DC-link capacitance is often utilized to
minimize the ripple on the DC bus; however, this solution dominates the
system volume and limits system lifetime [16]. An alternative to the DC-
link capacitor passive buffering solution are active buffers which minimize
volume by uniquely processing the ω2L power pulsation. The series-stacked
buffer (SSB) topology considered in Chapter 4 is a particularly promising ac-
tive buffer which provides simultaneously high efficiency and power density
through the use of partial power processing in the active switching compo-
nents [36, 37, 38].
Previous SSB implementation lacks an aptly defined methodology for in-
corporation with a PFC rectifier front-end. However, with continued im-
provement in the processing and functionality of microcontrollers and FP-
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Figure 5.1: System level schematic of 6-level FCML boost PFC front-end
and SSB. Includes proposed integrated SSB voltage-control architecture for
improved system stability.
GAs, full system integration of the PFC front-end and active buffer subsys-
tems becomes increasingly viable. This chapter proposes a PLL (phase-locked
loop) based digital control method of the SSB for use in an FCML (flying
capacitor multilevel) boost PFC front-end as shown in Fig. 5.1, which can
be generalized to other single-phase systems. Furthermore, by integrating
the SSB control with the control architecture of the PFC front-end, stability
between these two non-linear systems can be ensured.
5.1 Impedance Modeling of Series-Stacked Buffer
Previous literature has derived the equivalent impedance of the series-stacked
buffer (SSB) both at the primary frequency of interest, ω2L, and at other
non-ω2L frequencies, but these works have limitations [37, 38]. In the former
case, the series-resonant LC equivalent impedance model presented in [38]
and Chapter 4 lacks explanation of the external impact of the SSB on single-
phase converter design. The model is only valid at precisely ω2L and thus
should only be used as a tool for generalizing intended resonant behavior, de-
veloping appropriate impedance-control techniques, and understanding the
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mechanisms of power loss in converters for twice-line frequency ripple buffer-
ing applications.
Works such as [37] characterize the non-ω2L impedance behavior of the
SSB and propose a self-powered architecture in an effort to make product
integration with the single-phase system more independent; however, addi-
tional clarification is necessary to understand the quantitative impact of this
impedance behavior on system design.
This work aims to present a design methodology to effectively utilize the
SSB in practical systems such as grid-tied inverters or PFC rectifiers. As the
SSB is essentially a two-terminal device, accurately modeling its equivalent
impedance frequency response offers a tractable and direct incorporation of
the buffer dynamics into conventional small-signal modeling and closed-loop
controller design of the PFC front-end. In addition, developing a comprehen-
sive impedance model is valuable to an analytical discussion of steady-state
and transient stability between the front-end and buffering converter sys-
tems. This analysis relies on a linearized frequency-domain representation of
the control architecture of the SSB to define its impedance behavior.
Utilizing the voltage-control method derived in Chapter 4 and shown in
Fig. 4.6, the small-signal control dynamics of the SSB can be derived as
vab,ref (s) = vab,j(s) + vab,i(s)
= −Gbpf (s) vC1(s) + β Gd(s) Gbpf (s) vC1(s)
(5.1)
where Gbpf (s) is a second-order peak or high-Q band-pass filter, Gd(s) is a
band-limited differentiator, β is regulated with feedback and is a function of
the power loss in the buffer, and vC1 is the measured voltage of capacitor
C1. The band-pass filter Gbpf (s) can be implemented to extract only the
w2L ripple component of vC1, and one straightforward implementation is the
inversion of a second-order notch filter, Gn(s).
Gbpf (s) = 1−Gn(s) = 1− s
2 + ω2L
s2 + ω2L
Q
s+ ω22L
=
ω2L
Q
s
s2 + ω2L
Q
s+ ω22L
(5.2)
Assuming proper buffer converter design, appropriate sizing of Lf and Cf
for CCM (continuous conduction mode), and the division of vab,ref by mea-
sured vC2 in the control loop as shown by the SSB control of Fig. 5.1, the
reference voltage dynamics, vab,ref (s), in (5.1) can be equated to the con-
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buf
Figure 5.2: Bode plot of SSB small-signal equivalent impedance comparison
of buffer (Q = 1) and primary buffer capacitor, C1 = 80 µ.
verter output voltage dynamics, vab(s). Finally, to determine the equivalent
impedance of the buffer, Zbuf (s), divide (5.1) by the small-signal buffer cur-
rent, iC1(s) = iab(s), to determine the equivalent impedance at terminals
‘a-b’, Zab(s), and add to the series-connected capacitor impedance, ZC1(s).
Zbuf (s) = ZC1(s) + Zab(s)
= ZC1(s)
(
1−Gbpf (s)
(
1− βGd(s)
))
≈ ZC1(s) Gn(s). (5.3)
As the buffer loss compensation constant, β, is relatively small for high effi-
ciency converters, it can be neglected and the result in (5.3) can be simplified.
As shown in Fig. 5.2, the equivalent small-signal buffer impedance for the
SSB shown by (5.3) is equivalent to the impedance of capacitor C1 except
near ω2L where it exhibits resonance-type characteristics. Variation of the
parameter, Q, in (5.2) directly controls the bandwidth and group delay of
the notch at ω2L. The bandwidth of Gn(s) should be chosen sufficiently large
to minimize the settling time of the buffer converter during load steps, but
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sufficiently small as to not adversely effect the capacitive behavior of the
SSB at low frequencies. The latter consideration directly influences the PFC
front-end control design.
5.2 Boost PFC Front-End Control Design with
Series-Stacked Buffer
The FCML boost converter as shown in the schematic of Fig. 5.1 driven
with PSPWM (phase-shifted pulse-width modulated) signals and operating
in CCM is equivalently modeled as an ordinary boost converter in CCM as-
suming that the flying capacitors are appropriately sized and consequently
the capacitor voltages remain balanced in steady-state [32]; these assump-
tions are reasonable for conscientious FCML design and layout. Enabling
faster and more compact switching converters with the use of GaN, facili-
tating proper gate driver power regulation and signal isolation [39], ensuring
minimized switch pair commutation loops [40], and simply utilizing an even
(as opposed to odd) number of levels [41] can improve capacitor balancing
and contribute to successfully operable system design.
In conventional multi-loop, PLL-based, average current PFC rectifier con-
trol, a wide-bandwidth “inner” input current feedback loop regulates a sinu-
soidal reference instantaneously to ensure a high power factor with minimal
distortion and phase displacement, while a low-bandwidth “outer” feedback
loop regulates the average output voltage [33, 34, 42]. In this work, the PFC
control architecture as shown in Fig. 5.1 follows the design and methodol-
ogy presented in [32]. Notable implementation details include a multi-loop
control scheme, phase locking to input voltage phase with PLL, and partial
feedforward on the current loop as introduced in [35]. This control scheme
contains an additional feedforward loop which mitigates the requisite con-
trol effort of the feedback loop. Rather than regulating the entire rectified
sinusoidal reference necessary for high power factor, the feedback loop com-
pensates for the differences between the feedforward loop and the measured
current response, with which proper choice of feedforward can allow for more
relaxed feedback compensation design and improved system stability over a
larger converter operating range.
Certain considerations must be made when compensating the outer voltage
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loop. There should be relatively low closed-loop gain at even harmonics of the
line frequency. By choosing a sub-ω2L pole in a low-pass filter compensator,
the twice-line frequency component of vout is not over-regulated, which can
cause significant distortion in the input current due to the instantaneous
power difference between AC and DC sides of the converter [42, 43].
First, the control-to-current transfer function, Gid(s), of an average cur-
rent control boost PFC converter can determine the effect of the SSB on the
current control loop. For this type of PFC, Gid(s) =
iL(s)
d(s)
can be approxi-
mated as Vout
sLb
assuming a good regulation and small instantaneous ripple of
vout [43]. This assumption is valid since the output voltage feedback loop of
the PFC control should have bandwidth significantly less than ω2L for proper
operation [42, 43] and the buffer converter can operate correctly in steady-
state [37, 38]. Consequently, the buffer impedance has negligible impact on
the current loop design of the PFC front-end. When determining the effect
of Zbuf on the voltage control loop, the output voltage feedback loop has
non-negligible gain for frequencies less than ω2L and the impedance of the
SSB is equivalent to the impedance of the capacitor C1 as shown by (5.3) in
Fig. 5.2.
Considering these effects on the voltage and current loops, the greatest
impact of replacing a DC-link output capacitor with an SSB on PFC control
stability in steady-state is that the voltage feedback compensator must be
adjusted for an output capacitance of C1+Cout to retain low feedback control
bandwidth.
5.3 Proposed SSB Control and Integration with PFC
The voltage-control method of the SSB described in Chapter 4 seeks to con-
trol the emulated output impedance of the buffer converter at ω2L by com-
puting an output voltage reference, vab,ref , as the sum of two orthogonal
voltage vectors, vab,j and vab,i, which control the real and reactive power
flow of the buffer converter, respectively. By measuring vC1 and utilizing
the linear high-Q peak filter in (5.2) to extract its ω2L component, vC1,ω2L ,
the primary control voltage, vab,j = −vC1,ω2L , and loss compensation control
voltage, vab,i = β
d
dt
vC1,ω2L , are computed.
Similar functionality of the band-pass filter in (5.2) can be obtained uti-
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lizing a sinusoidal reference where the magnitude and phase are specified
directly. This is the same nonlinear control technique common in conven-
tional PFC rectifiers and used in regulating the current reference of the PFC
rectifier in this chapter. As an example, if a desired voltage is defined as
vac(t) = Vac sin(ωact + φac) = Vac sin(θac), then the information necessary to
compute vac(t) is the desired magnitude, Vac, and the phase, θac. For power
electronics, the magnitude information is often a function of steady-state op-
erating conditions, such as the load, and can be computed using linear gain
feedback of measured signals. The phase information must be computed dy-
namically in real-time with a PLL (phase-locked loop) to ensure an intended
phase relationship—in this example φac—with other signals such as another
current or voltage.
The proposal here is an implementation of this nonlinear real-time control
technique to generate the sinusoidal twice-line frequency signals of the SSB
as
vab,j = −VC1,max sin(θbuf ) (5.4)
vab,i = β ω2LVC1,max cos(θbuf ). (5.5)
Inputs θbuf and VC1,max should be chosen as functions of intermediate feed-
back states found in the PFC control architecture. In the proposed control
shown in Fig. 5.1, the phase is computed simply as a direct function of the
PLL phase information, θbuf = 2θac. The phase relationships between (5.4)
and (5.5) (i.e., the sine and cosine) correspond directly to the standard op-
erating waveforms of the SSB [36] in relation to the AC input of the PFC
front-end. The magnitude, VC1,max, is a function of the load and DC output
voltage of the system and can thus be computed as
VC1,max =
pik
4ω2LVrefC1
, (5.6)
where k is the feedback regulated PFC voltage-loop factor as shown in the
PFC control of Fig. 5.1. The proposed nonlinear filter behaves similarly to the
previously defined peak filter in (5.2) since it has notch filter characteristics
but without the potential input-output phase mismatch.
With these choices of θbuf and VC1,max, the dynamics of the SSB are cou-
pled very closely to the dynamics of the PFC regulation. For instance, as
the PLL phase output locks, then both the PFC input current and buffer
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Figure 5.3: Fully integrated hardware prototype of 6-level FCML boost
PFC front-end and SSB.
converter output voltage are locked jointly. Similarly, as the PFC voltage-
loop factor, k, has low bandwidth in the PFC control design, the computed
references in (5.4) and (5.5) remain sinusoidal across the AC line cycle for
the SSB. The PFC and SSB responses become near identical, and the antici-
pated dynamics of each system can be more closely approximated as a single
stably controlled system. Within existing PFC literature, the established
advantages and disadvantages of using a PLL-based sine reference for PFC
control can be applied to the SSB control method proposed here.
5.4 Experimental Validation
The proposed control is experimentally verified with a hardware prototype
designed for a 1.5 kW, universal input (i.e., vac = 120 to 240 Vrms), 400 V
output PFC rectifier as shown in Fig. 5.3. Experimental waveforms at 750 W
are illustrated in Fig. 5.4 and Fig. 5.5 which validate the control scheme. The
hardware has a notably high peak system efficiency of 98.4%; volumetric
power density by box volume of 490 W/in3 and 434 W/in3 for the PFC
front-end and SSB, respectively; high power factor greater than 0.994 across
the whole load range; and minimal DC bus voltage ripple of less than 5 Vp−p
at 750 W.
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Figure 5.4: Experimental waveforms of input current, iac; output voltage,
vout; switching node voltage, vsw; and buffer converter output voltage, vab.
240 Vrms input, 750 W load.
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Figure 5.5: Experimental waveforms of input current, iac; input voltage,
vac; auxiliary buffer converter voltage, vC2; and buffer converter output
voltage, vab. 240 Vrms input, 750 W load.
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CHAPTER 6
EFFICIENCY IN THE SERIES-STACKED
BUFFER
When comparing implementations between power electronics it is useful
to have well defined metrics generally agreed upon within industry and
academia. These metrics both define correct behavior and quantify how
effectively a converter performs. Additionally, critical metrics dictate how
electronics should be measured and tested so that they eventually meet the
standards specified by the community. Essentially, quantifiable metrics allow
one to determine whether one converter is better than another and thus to
make technological improvements from day to day.
Most typically, when defining how well energy is converted from the input
of a system to its output, the typical standard is the input-to-output effi-
ciency. However, there end up being many definitions of efficiency which are
not mathematically equivalent but still provide valid measures for a power
converter. This chapter seeks to define and address these competing metrics
to determine which is the most useful. Additionally, other metrics which
quantify energy processing capabilities of a system are considered including
loss, average processed power, and quality factor.
6.1 Power and Energy in Multi-Port Systems
It is important to first distinguish the definitions of power and energy. For an
electrical port, the instantaneous power, P (t), is a product of the instanta-
neous voltage, v(t), and instantaneous current, i(t). Power in units of watts
[W] or joules per second [J/s] is a rate of change in energy, E(t), in units of
joules [J] and is mathematically defined with a derivative
P (t) =
dE(t)
dt
(6.1)
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or an indefinite integral
E(t) =
∫
P (t)dt (6.2)
where for real systems, the scalar functions of P (t) and E(t) at a port are as-
sumed to be continuous and E(t) is assumed to be differentiable. Considering
the practical implications of (6.1) at a port in a system, when energy enters
the port, the power is positive—i.e., dE(t)
dt
= P (t) > 0—and when energy
exits the port, the power is negative—i.e., dE(t)
dt
= P (t) < 0. Throughout the
chapter, this convention is indicated graphically with an arrow pointing in
the direction of positive power for each port of a system.
Additionally, the time average operation of a time-variable function, x(t),
can be defined as
〈x(t)〉T = 1
T
∫ T
0
x(t)dt. (6.3)
If the port is periodic (i.e., v(t) and i(t) are periodic) then the time average of
P (t) is most meaningful when considering steady-state, periodic waveforms
with period T (i.e., when x(t) ≈ x(t+ T )).
6.2 One-Port Systems
In a system defined with one port as shown in Fig. 6.1, there is only one port
for which energy, denoted as E(t), flows into and out of the system. The
power P (t) at the port can be defined as a superposition of instantaneous
power input and power output
P (t) = Pin(t) + Pout(t), (6.4)
where the input power is
Pin(t) =
P (t) for P (t) ≥ 00 for P (t) < 0 (6.5)
and the output power is
Pout(t) =
P (t) for P (t) ≤ 00 for P (t) > 0. (6.6)
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P( )t System
Figure 6.1: General one-port form defining power (energy flow) into a
system.
Similarly, the net energy E(t) at the port is defined as a superposition
Ein(t) =
E(t) for P (t) ≥ 00 for P (t) < 0 (6.7)
Eout(t) =
E(t) for P (t) ≤ 00 for P (t) > 0 (6.8)
E(t) = Ein(t) + Eout(t). (6.9)
Notice that Eout and Ein(t) are defined as a function of the direction of
power flow—i.e., whether the energy is flowing into or out of the system.
The relationships in (6.5) and (6.6) are defined such that Pin(t) is strictly
positive and Pout(t) is strictly negative, and both are periodic if P (t) is peri-
odic; additionally, Ein(t) and Eout(t) are periodic if E(t) is periodic. As the
function definitions in (6.5) - (6.8) can be piecewise, these waveforms are not
necessarily continuous or differentiable.
The net energy change at the port for each time cycle T is defined as the
difference between the net energy in and out of the port per cycle
EL = |Ein| − |Eout| (6.10)
where Ein is computed as an accumulation of power flow into the port per
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cycle
Ein =
∫ T
0
Pin(t) dt (6.11)
and Eout is computed as an accumulation of power flow out of the port per
cycle
Eout =
∫ T
0
Pout(t) dt. (6.12)
Notice that because of the sign conventions of Pin(t) and Pout(t), Ein is a
positive scalar and Eout is a negative scalar. For a practically defined system,
the net energy EL is a positive value representing energy loss per cycle since
|Ein| ≥ |Eout|.
Relating the time-average input power as defined by (6.3) and the net
input energy per cycle in (6.11) yields
〈Pin(t)〉 = 1
T
∫ T
0
Pin(t) dt =
1
T
Ein. (6.13)
Similarly,
〈Pout(t)〉 = 1
T
∫ T
0
Pout(t) dt =
1
T
Eout. (6.14)
The results of (6.11) and (6.12) are important in relating both power and
energy to a metric of efficiency.
6.3 Multi-Port Systems
In a multi-port system, there are n ports where power and energy can flow.
The general two-port power converter shown in Fig. 6.2 indicates the nomen-
clature of a numerical subscript for each port’s instantaneous power and en-
ergy. Many of the results for the one-port system can be applied to the
multi-port generalization.
Utilizing (6.4) at each port i, the definition for instantaneous input power
defined in (6.5) can be extended for each port as
Pi,in(t) =
Pi(t) for Pi(t) ≥ 00 for Pi(t) < 0 (6.15)
and then the total instantaneous input power Pin(t) can be expressed as a
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Figure 6.2: General two-port form defining power (energy flow) into a
system.
sum of every port’s input power waveforms as
Pin(t) =
n∑
i=1
Pi,in(t). (6.16)
A similar derivation for the output power reveals
Pi,out(t) =
Pi(t) for Pi(t) ≥ 00 for Pi(t) < 0 (6.17)
Pout(t) =
n∑
i=1
Pi,out(t). (6.18)
Using these delineations, the definitions of net system energy input and
output in (6.10) - (6.12) and the average power to energy relationships in
(6.13) and (6.14) are equivalently defined for the multi-port case.
6.3.1 Special Case of Multi-Port Power Converter
A unique case of the multi-port power converter arises when every port has
instantaneous power which is either strictly positive or strictly negative. Con-
sequently, the each port can be strictly delineated as an input or an output
port. This results in a simplification of Pin(t) defined by (6.16) to becoming
a sum of the input port instantaneous powers, and Pout(t) defined by (6.18)
to becoming a sum of the output port instantaneous powers. For instance in
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Fig. 6.2, if port 1 was an input and port 2 was an output, then Pin(t) = P1(t)
and Pout(t) = P2(t).
This unique case of the multi-port system is the traditional implementation
of unidirectional power converters. For instance, a unidirectional DC-DC or
a unidirectional resistively loaded AC-DC (or DC-AC) power converter both
have strictly positive power input and strictly positive power output.
6.4 Defining Efficiency and Absolute Loss
Two terms must be well defined before continuing: efficiency and absolute
loss.
Efficacy, a general form of efficiency, is defined as the ratio of a time-
averaged characteristic input and output metric of a system. For instance a
light bulb is a power converter as it converts AC electric power to luminous
power (i.e., light). The efficacy of a light bulb is defined as the time-average
light flux output (in lumens) per unit of time-average power input (in watts).
Efficiency is a subset of efficacy for which both the input and output are
defined in terms of the same units such as power or energy. In other words,
efficiency is normalized efficacy. For a power converter, efficiency is generally
defined as the ratio of net energy out of a system to net energy into a system
per time cycle T as
η =
∣∣∣∣EoutEin
∣∣∣∣ = ∣∣∣∣〈Pout(t)〉〈Pin(t)〉
∣∣∣∣. (6.19)
The efficiency defined in (6.19) can also be defined as a ratio of time-averaged
power output to time-averaged power input because Ein ∝ 〈Pin(t)〉 and
Eout ∝ 〈Pout(t)〉 as derived in (6.13) and (6.14).
Utilizing this proportionality, power loss can be similarly defined using
(6.10) as the difference between the time-averaged input and output power
to a system
PL = |〈Pin(t)〉| − |〈Pout(t)〉|. (6.20)
Also, EL and PL are proportional and in fact further equated by
PL =
EL
T
(6.21)
for the time-averaged period, T .
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Notice the efficiency in (6.19) can also be defined as a function of the net
energy into a system and the energy lost in a system
η = 1− EL
Ein
= 1− PL〈Pin(t)〉 . (6.22)
The result of (6.22) will become more crucial later as measurement practi-
cality and ease are considered.
Efficiency, loss, and (average) power processed only have meaning when
characterizing the steady-state behavior of a system. This work will ap-
ply these aforementioned definitions of efficiency and loss as the discussion
progresses for particular situations.
6.4.1 Multi-Port Power Conversion Efficiency
A single electronic power converter is typically one stage in a series of cas-
caded power conversion stages—e.g., other power electronics, electric ma-
chines, light bulbs, solar panels. This system description merits the simple
two-port representation as shown in Fig. 6.2 which is widely applicable to
the large majority of power converters. Average energy loss is the difference
net energy input and output as defined by (6.10). Efficiency is the ratio
of energy out to energy in and ranges between zero and one as defined by
(6.19) and (6.22). These results are generally applied to a multi-port system
as long as Pin(t) is the instantaneous sum of all input port power and Pout(t)
the instantaneous sum of all output port power.
Two-port efficiency is the correct metric for comparison when considering
the system efficiency of cascaded power converters (e.g., rectifier/inverter and
DC-side buffer). One simply needs to determine the two-port efficiency of
each converter and multiply to compute the total system efficiency. Addition-
ally, this portrayal of efficiency complies well with the most widely accepted
definitions within the power electronics field of study. This minimizes the po-
tential for confusion and misrepresentation of buffer design and comparison
by others.
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Figure 6.3: Characterization of DC-side twice-line frequency energy buffer
in both one-port and two-port form.
6.4.2 One-Port Power Conversion Efficiency
The efficiency metric, being a normalized relative value, will have a differ-
ent result when the system is defined with one port or two ports. In other
words one-port efficiency of a power converter is not necessarily equivalent to
the two-port efficiency of the same power converter. For instance a parallel-
connected sub-system, such as the DC-side SSB shown in Fig. 6.3, can be
characterized as either a one-port or two-port system. With the experimental
data obtained using the hardware prototype of Chapter 4, the one-port and
two-port efficiencies (η1p and η2p) of the SSB are computed from measured
data and shown in Fig. 6.4. It is clear in this circumstance that η1 and η2 are
not equivalent for the same system, although there is a proportional relation-
ship. Using these described definitions in retrospect, the results illustrated
in Fig. 4.12 represent one-port efficiency calculations.
In the case shown in Fig. 6.3, Ein and Eout defined for a two-port system
as in Fig. 6.2 are not equivalent to Ein and Eout defined for a one-port system
by Fig. 6.1. This peculiarity is not unreasonable as there are many possible
two-port representations of a one-port sub-system. Each potential two-port
representation has differing and arbitrary instantaneous power and energy
input and output waveforms. In other words, there is a relationship between
the one-port and two-port efficiency, but it is not uniquely defined for all
systems.
One-port efficiency only applies to a very specific topologies of power con-
verters or systems which can be characterized with one electrical port. It is
not widely used as a metric, perhaps for this precise reason. However, it can
still be considered a potentially useful performance metric within the cate-
gory of DC-side twice-line frequency buffers. Unlike the two-port definition,
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Figure 6.4: Measured one-port and two-port efficiency of the SBB over the
full system load range.
one-port efficiency characterizes a different type of ideal converter behavior
where all the energy into a port must then output over one periodic cycle.
One-port efficiency indicates how the shapes of E(t) and P (t) differ from the
ideal.
6.4.3 Quality Factor
Quality factor is another unitless measure of efficiency unique to one-port
system representations which quantifies the ratio of energy lost to peak en-
ergy stored (in E(t)) per cycle T as
Q = 2pi
Ein
EL
. (6.23)
Quality factor is a common measure of efficiency for ideally reactive one-
port devices such as capacitors and inductors and can otherwise be expressed
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as
Q =
X
R
(6.24)
where X is the frequency dependent reactance and R is the equivalent se-
ries resistance of an impedance. The measure of Q is clearly related to the
efficiency in (6.22) as η = 1− 1
Q
.
6.4.4 Absolute Loss
The absolute loss defined by (6.10) and (6.21) is equivalent for both the one-
port and two-port representations. Regardless of the port designation of a
system, conservation of energy dictates the net energy of a system is zero per
time-averaged cycle. If the electrical energy into does not equal the electrical
energy out of the system, then the difference must be energy “lost” which
is converted to a form such as heat or motion. This fact in itself implies
absolute loss is a unifying measure of performance, especially when the port
representation is unclear.
Absolute loss also has much more meaning than efficiency in the context
of thermal management requirements. One can determine, for any system,
exactly how much thermal power must be dissipated with a heatsink. How-
ever unlike efficiency, absolute loss does scale intuitively with system-level
operating conditions such as power or voltage requirements. Efficiency is a
better metric for comparison of hardware with different processing powers.
6.5 Processed Power
Another unique performance metric for power converters is the average power
which must be processed. The average power processed is a high-level indi-
cation of how much stress the system power requirements impose on a con-
verter. A higher measure of average power processed implies higher losses
in the system. In some ways, this metric functions similarly to the apparent
power rating of electromechanical motors and generators in defining to a user
how much energy can a system handle.
A reasonable definition of processed power is the “input” power for a power
converter since the energy into a system is the energy which must be con-
52
verted (as the name of a power converter suggests). It is important to specify
that once the input port is designated, the instantaneous power at the port
Pi(t), whether positive or negative, still represents power that must be pro-
cessed by the power converter. Thus an absolute value function must be used
to mathematically justify the irrelevance of the sign of P (t). For a one-port
system, as the only port is the input port, the power processed is defined as
Pproc,1p = 〈|Pproc,1p(t)|〉 = 〈|P (t)|〉
= 〈|Pin(t)|〉+ 〈|Pout(t)|〉
= |〈Pin(t)〉|+ |〈Pout(t)〉| (6.25)
according to the definitions of Pin(t) and Pout(t) defined by (6.5) and (6.6).
For a two-port system, the input power is defined differently as Pin(t) =
Pi(t) where i is the designated input port. Consequently, the average power
processed is defined as
Pproc,2p = 〈|Pproc,2p(t)|〉 = 〈|Pin(t)|〉. (6.26)
6.5.1 Series-Stacked Buffer
For an ideal instantaneous power waveform for a twice-line frequency buffer
as defined by (2.3), the one-port power processed can be computed using
(6.25) as
Pproc,1p = 〈|Pbuffer(t)|〉 = 〈|−Po cos(2ωLt)|〉 = 2
pi
Po. (6.27)
For the two-port representation DC-side buffer as shown in Fig. 6.3, the
two-port power processed can be computed using (2.2) and (6.26) as
Pproc,2p = 〈|Pac(t)|〉 = 〈|Po + Po cos(2ωLt)|〉 = Po. (6.28)
The differences in defining the power processed in a system is relative to
the system representation. In fact the efficiency defined by (6.22) can be
simplified as
η1p = 1− PL〈|Pin(t)|〉 = 1−
PL
Pproc,1p
. (6.29)
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for a one-port system and as
η2p = 1− PL〈|Pin(t)|〉 = 1−
PL
Pproc,2p
. (6.30)
for a two-port system.
To compute the power processed by the active components—i.e., buffer
converter—of the SSB as shown in Fig. 4.3, then one computes the instan-
taneous power at terminals a and b as Pab(t) = vab(t)iab(t) and uses (6.25)
to compute the average processed power. In this way, any active DC-side
twice-line frequency buffer can be compared on the basis of power process-
ing requirement/capability. The terminal power of the buffer converter in
the SSB, Pab, can be approximately defined (assuming negligible loss or loss
compensation in the control) as
Pab(t) = vab(t)iab(t) =
( Idc
ω2LC1
cos(ω2Lt)
)(
Idc sin(ω2Lt)
)
=
I2dc
2ω2LC1
sin(2ω2Lt),
(6.31)
where Idc is the DC load current. Now having a quantitative expression for
the terminal power, the average power processed by the buffer converter of
the SSB can be determined as
Pproc,ab = 〈|Pab(t)|〉 = I
2
dc
2ω2LC1
· 2
pi
=
I2dc
piω2LC1
.
(6.32)
For the SSB hardware prototype in Chapter 4 where Idc = 3.75 A, C1 =
80 µF, and ω2L = 2pi120 rad/s, the power processed by the buffer converter
utilizing (6.32) is evaluated as approximately Pproc,ab = 75 W which is 5%
of the system power rating of 1500 W. This relatively low processed power
allows the SSB to fundamentally obtain minimal losses comparable to a DC-
link capacitor bank.
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6.6 Measurement
The result of (6.19) is the traditionally accepted definition of efficiency for
multi-port systems—the ratio of average energy out of the system per cycle
(T ) over average energy into the system per cycle. As measuring instanta-
neous voltages and currents is a relatively straightforward process for electri-
cal systems, power measurements are often used to compute efficiency rather
than the energy. Modern digital Yokogawa power meters measure instanta-
neous voltage and current, compute instantaneous power, and cycle average
to obtain the average power through a port. A calorimetric measurement,
a costlier and higher resolution alternative, is a type of power measurement
testbed which instead monitors changes in temperature to compute energy
loss over some specified time instead of power flow. Both testbeds can com-
pute the total energy and/or power lost in a multi-port system as energy into
the system passes through to the output.
For the one-port SSB efficiency testbed as shown in Fig. 4.9, the average
power across the port is measured and consequently corresponds directly to
the system absolute power loss. This is potentially a high fidelity, low error
measurement as the range and resolution of the Yokogawa WT310 differ by
merely three orders of magnitude (range = 10 W, resolution = 10 mW). The
two-port efficiency can then be calculated with (6.22). Additionally, values
of Ein and Eout can be measured directly using a power integration feature
of the digital power meter. This allows ease of calculation of the one-port
efficiency of the system using (6.19).
Power processed by the buffer converter could be ascertained with a single
power meter across terminals a and b and the use of the integration feature,
however, one could argue that exact determination of this value is unneces-
sary. For most purposes, power processed is more of an indication of potential
stress on a power converter than the exact limitation which influences prac-
tical converter design.
6.7 Apparent Power
As already mentioned, apparent power is a standard measure in the field of
power systems. “Real” power, or the average of the instantaneous power,
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cannot fully capture the stresses imposed on a power system. For instance,
a near-lossless capacitor processes no real power and thus performs no work,
yet there are still oscillatory power fluctuations which degrade performance
over time. The missing component is called “reactive” power which defines
how much energy is sloshed back and forth periodically within the capacitor.
Observing the instantaneous power of an AC system with sinusoidal voltage
and current, real power would be the average power throughput of the system
and reactive power would be related to the magnitude of its ripple. Apparent
power, then, defined using frequency-domain phasor notation as (4.6), is a
vector sum of the real and reactive power. In the time-domain, apparent
power is the magnitude of the ripple oscillation at twice the system electrical
frequency in the instantaneous power waveform. The instantaneous power
of the general single-phase system as shown in Fig. 2.2 indicates an example
of these three power components: real, reactive, and apparent power.
Understanding how apparent power is defined, it cannot be easily used as
a metric for characterizing DC-side ω2L buffers. Unlike the electrical model-
ing of electric machines and power systems such as the grid, power analysis
within the realm of power electronics is inherently non-linear. A power con-
verter chops a voltage/current signal with circuit switch states. Consequently
instantaneous power waveforms, defined as the instantaneous product of ex-
tremely non-sinusoidal voltage and current waveforms, is rife with harmonics
which cannot be reasonably characterized with a single component of fre-
quency as done with phasor analysis. This might appear counter-intuitive
when considering the phasor/frequency domain analysis used to derive the
control of the SSB in Section 4.4. However, this is because the ideal wave-
forms for vab(t) and iab(t) such as in Fig. 4.3 are purely sinusoidal.
There is perhaps one significant factor dissuading the use of apparent power
as a measure for power electronics, specifically single-phase converters. While
apparent power aptly characterizes AC ports, where voltage and current are
pure sinusoids, it is ill-defined for DC ports or any other combination of v(t)
and i(t). This is not to say apparent power is not a potentially useful metric
to define buffer performance, but rather that it is simply not as tractable as
the traditional definitions of efficiency and power processed which are easily
applied to any power conversion system. Thus, apparent power is not a useful
metric for the quantifiable comparison of buffer converters due to its lack of
breadth applied to non-AC electrical ports.
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CHAPTER 7
CONCLUSIONS
This work presents the fundamental design considerations of a resonant-type
architecture for a DC-side twice-line frequency energy buffering application.
Specifically, by emulating the desired behavior of a passive series-resonant LC
tank, an active buffering topology and associated control methodology can
be defined. This active topology, denoted as the series-stacked buffer (SSB),
is modeled by this equivalent series-resonant impedance. Furthermore, a
voltage control method which accounts for loss within the buffer is fully
developed based on this equivalent impedance model.
Once the independent operation of the SSB is established, efforts are made
to characterize interaction with the single-phase conversion stage of the full
single-phase system. The frequency-dependent equivalent impedance of the
SSB is used as a direct substitute for the output (buffering) capacitance
in the traditional small-signal model of a PFC boost rectifier. Stability of
the PFC front-end is defined quantitatively as a function of the SSB de-
sign. Furthermore, an integrated control scheme is proposed between the
PFC front-end and SSB which imposes phase-locking in steady-state and
a uniform response during transients for the full system. As an additional
consideration, definitions of efficiency, power loss, and power processed for
a DC-side buffer, specifically for one-port systems, are established and com-
pared quantitatively.
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APPENDIX A
SCHEMATICS AND PCB LAYOUT
Figures A.1 to A.5 show the printed circuit board (PCB) schematic and
layout for the hardware prototype presented in Chapter 4. The custom Texas
Instruments C2000 microcontroller daughter card—as shown in Fig. 4.7—
design files are not included.
63
5 5
4 4
3 3
2 2
1 1
D
D
C
C
B
B
A
A
VC
1-
PG
ND
6.
5V
DG
ND
6.
5V
AG
ND
5V
_A
DG
ND
_i
VC
2+
VC
1-
V_
bu
s
PG
ND
AC
_n
eg
_s
en
se
AG
ND
DG
ND
_i
5V
_A
PG
ND
VC
1-
Io
ut
_s
en
se
AG
ND
PG
ND
5V
_A
VC
1-
V_
bu
s
Vr
ec
_s
en
se
AG
ND
VC
1-
5V
_A
Vo
ut
_s
en
se
AG
ND
V_
bu
s
VC
2+
DG
ND
_i
5V
_D DG
ND
6.
5V
5V
_A
AG
ND1V
25
_A
1V
25
_A
1V
65
_A
1V
25
_A
5V
_A
AG
ND1V
65
_A
5V
_D
DG
ND
ep
w
m
2A
5V
_D
DG
ND
DG
ND
_i
V_
bu
s
VC
2+
DG
ND
_i
AG
ND
AG
ND
AG
ND
ep
w
m
2B
ep
w
m
3B
ep
w
m
3A
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
6.
5V
AG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
DG
ND
AG
ND
AG
ND AC
_p
os
_s
en
se
AC
_n
eg
_s
en
se
DG
ND
DG
ND
ep
w
m
4B
ep
w
m
2B
ep
w
m
3B
re
c_
sh
ut
do
wn
re
c_
ne
g_
pw
m
ep
w
m
6B
ep
w
m
7B
6.
5V
ep
w
m
5B
6.
5V
DG
ND
AG
ND
AG
ND
AG
ND
re
c_
po
s_
pw
m
ep
w
m
6A
ep
w
m
7A
ep
w
m
4A
ep
w
m
5A
ep
w
m
2A
ep
w
m
3A
6.
5V
DG
ND
DG
ND
Vr
ec
_s
en
se
IL
_s
en
se
Io
ut
_s
en
se
Vo
ut
_s
en
se
R3
6
30
.9
K
C2
2
0.
1u
F
R2
8
10
K
J6
Po
w
er
 C
on
ne
ct
or
1 2 3 4
C4
1
2.
2u
F
C4 0.
1u
F
J3
HE
AD
ER
 2
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
C3
7
2.
2u
F
U1
1
LT
19
90
R
EF
1
-IN
2
+I
N
3
V-
4
G
AI
N
2
5
O
U
T
6
V+
7
G
AI
N
1
8
J4
HE
AD
ER
 2
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
C1
0
0.
1u
F
C3
8
2.
2u
F
C4
3
10
uF
AD
UM
52
10
BR
SZ
U3 VD
D
1
1
G
N
DP
1
2
VI
A/
VO
A
3
VI
B/
VO
B
4
G
N
DP
2
5
G
N
DP
3
6
N
C1
7
PD
IS
8
VD
D
P
9
G
N
DP
4
10
G
N
DI
SO
1
11
VI
SO
12
VS
EL
13
N
C2
14
G
N
DI
SO
2
15
G
N
DI
SO
3
16
VO
B/
VI
B
17
VO
A/
VI
A
18
G
N
DI
SO
4
19
VD
D
2
20
R2
0
10
K
L1 22
uH
C6 10
nF
U1
0
LT
19
90
R
EF
1
-IN
2
+I
N
3
V-
4
G
AI
N
2
5
O
U
T
6
V+
7
G
AI
N
1
8
C5
2
10
uF
C3 2.
2u
F
J2 Po
w
er
 C
on
ne
ct
or
1 2
CB
1u
F
C5
1
10
uF
R3
0
10
K
R1
4
10
K
C2
1
0.
1u
F
C1
9
0.
1u
F
C2
5
10
uF
R4
2
30
.9
K C
13 10
nF
J5 Po
w
er
 C
on
ne
ct
or
1 2
AD
UM
52
10
BR
SZ
U1 VD
D
1
1
G
N
DP
1
2
VI
A/
VO
A
3
VI
B/
VO
B
4
G
N
DP
2
5
G
N
DP
3
6
N
C1
7
PD
IS
8
VD
D
P
9
G
N
DP
4
10
G
N
DI
SO
1
11
VI
SO
12
VS
EL
13
N
C2
14
G
N
DI
SO
2
15
G
N
DI
SO
3
16
VO
B/
VI
B
17
VO
A/
VI
A
18
G
N
DI
SO
4
19
VD
D
2
20
R1
8
10
K
C1
8
0.
47
uF
R4
1
30
.9
K
J1
Po
w
er
 C
on
ne
ct
or
1 2 3 4
R2
4
10
K
R1
7
10
k
R1
5
10
K
C1
4
0.
1u
F
C2
6
10
uF
C2
3
0.
1u
F
U9
TP
S7
15
33
DC
KR
 L
DO
FB
N
C
1
G
N
D
2
N
C
3
IN
4
O
U
T
5
C4
0
2.
2u
F
R3
4
30
.9
K
R1
1
10
K
U1
2
LT
19
90
R
EF
1
-IN
2
+I
N
3
V-
4
G
AI
N
2
5
O
U
T
6
V+
7
G
AI
N
1
8
C4
4
0.
1u
F
C5 10
uF
R1
6
10
K
R1
0
10
K
R2
9
10
k
C4
6
0.
1u
F
R3
3
30
.9
K
U2
LM
52
00
Vi
n
1
HB
2
HS
3
H
I
4
LI
5
VCC
6
AGND
7
SW
8
PG
N
D
9
R9 10
K
C1
2
10
uF
R1
2
10
k
R3
2
10
K
R2
7
10
k
C5
0
10
uF
R1
9
10
K
C2
0
0.
1u
F
R3
1
30
.9
K
C3
4
10
uF
L2 22
uH
C8 10
uF
U1
4
LM
11
17
Vi
n
3
Vo
ut
2
G
N
D
1
Vo
ut
_t
ab
4
R2
3
10
K
C4
9
10
uF
C2
7
0.
1u
F
C2
8
0.
1u
F
R3
5
30
.9
K
C1
6
0.
1u
F
C4
5
0.
1u
F
C7 0.
1u
F
R2
2
10
K
R4
0
30
.9
K
R2
1
10
k
R3
9
30
.9
K
CB
1
1u
F
C4
2
2.
2u
F
R1 30
.9
K
C1
1
0.
1u
F
C3
6
10
uFR
2 10
K
C1
5
10
uF
C2
4
0.
1u
F
U4
LM
52
00
Vi
n
1
HB
2
HS
3
H
I
4
LI
5
VCC
6
AGND
7
SW
8
PG
N
D
9
C9 0.
1u
F
C3
3
10
uF
C1
7
0.
1u
F
C3
5
10
uF
C3
9
2.
2u
F
R1
3
10
k
F
ig
u
re
A
.1
:
P
C
B
sc
h
em
at
ic
of
S
S
B
h
ar
d
w
ar
e
p
ro
to
ty
p
e
in
C
h
ap
te
r
4.
64
Figure A.2: PCB layout top layer of SSB hardware prototype in Chapter 4.
65
Figure A.3: PCB layout inner layer 1 of SSB hardware prototype in
Chapter 4.
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Figure A.4: PCB layout inner layer 2 of SSB hardware prototype in
Chapter 4.
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Figure A.5: PCB layout bottom layer of SSB hardware prototype in
Chapter 4.
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